

Memristors


J. Grollier

Unité Mixte de Physique CNRS/Thales
Palaiseau, France



THALES







Memristor

L. O. Chua, "memristor – the missing circuit element" IEEE Trans. Circuit Theory (1971)

$$v = M(q) i$$

M is a resistance that “remembers” how much current was injected, and how long continuously tunable between R_{ON} and R_{OFF}






Memristor


L. O. Chua, "memristor – the missing circuit element" IEEE Trans. Circuit Theory (1971)

$$v = M(q) i$$

M is a resistance that “remembers” how much current was injected, and how long continuously tunable between R_{ON} and R_{OFF}





the HP memristor




ions electromigration

Yang et al., Nature Nano (2008)







Hewlett-Packard Memristor




$$\frac{R_{OFF}}{R_{ON}} > 1000$$




*displacement
proportional
to the charge*

$$x \propto q$$




migration of oxygen vacancies



$$R = R_{ON} \frac{x}{L} + R_{OFF} \left(1 - \frac{x}{L}\right)$$

$$M(q) \cong R_{OFF} \left[1 - \mu \frac{R_{ON}}{L^2} q \right]$$



Memristor applications


- **non-volatile digital memories**
 $(R_{OFF}/R_{ON} > 1000)$



- **logic functions** (no transistors)

Kuekes et al., JAP 2005

Borghetti et al., Nature 2010





- **Reconfigurable Architectures**

(Field Programmable Gate Arrays)

Snider et al., Nanotechnology 2007

Field Programmable
Nanowire Interconnect






Memristors : artificial synapses

biological synapse : synaptic plasticity


change in strength in response to either use or disuse of transmission



Memristors directly implement the synaptic plasticity


- $v = M(q) i$
- sub- μm size

key to the development of hardware Artificial Neural Networks



Bio-inspired computing architectures

- w_{ij} : synaptic weights
 - network memory
 - efficiency to transmit information
 - adjustable = **plasticity** = learning
- huge interconnectivity



Von Neumann vs. Neuromorphic computing

- Human brain

| parallel architecture | analog |
|-----------------------|--------|
| 10^{11} neurons | 10 Hz |
| 10^{15} synapses | 20 W |




- Simulations of mouse cortex on Blue Gene L

| Von-Neumann architecture | digital |
|-------------------------------------------------------------------|---------|
| $8 \cdot 10^4$ neurons | 1 GHz |
| $5 \cdot 10^{10}$ synapses | 40 kW |
| <i>super-computers slower than mouse ($\times 10$)</i> | |




- Advantages of parallel, analog architecture

speed, low energy consumption, defect tolerance




Convergence of trends



Constraints




Neurobiology




Hardware ANNs




Applications




Machine learning



Nanotechnology




Convergence of trends



Constraints




Neurobiology




Hardware ANNs




Applications



Machine learning




Nanotechnology




Convergence of trends

- power limitations : Multi-cores
 - defects
 - heterogeneous multi-cores
- Constraints




Applications



Hardware ANNs




Neurobiology



Machine learning




Nanotechnology




Convergence of trends

- power limitations : Multi-cores
 - defects
 - heterogeneous multi-cores
- Constraints




Applications



Hardware ANNs




Neurobiology



Machine learning




Nanotechnology




Convergence of trends


- power limitations : Multi-cores
 - defects
 - heterogeneous multi-cores
- Constraints




- Intel 2005 :
 - Recognition
 - Mining
 - Synthesis
- Applications




Hardware ANNs




Neurobiology



Machine learning




Nanotechnology




Convergence of trends

- power limitations : Multi-cores
 - defects
 - heterogeneous multi-cores
- Constraints




- Intel 2005 :
 - Recognition
 - Mining
 - Synthesis
- Applications




Hardware ANNs




Neurobiology



Machine learning




Nanotechnology




Convergence of trends


- power limitations : Multi-cores
 - defects
 - heterogeneous multi-cores
- Constraints




- Intel 2005 :
 - Recognition
 - Mining
 - Synthesis
- Applications



Hardware ANNs




- brain reverse engineering
 - visual cortex
- ex : T. Poggio
Neurobiology



Machine learning



Nanotechnology




Convergence of trends


- power limitations : Multi-cores
 - defects
 - heterogeneous multi-cores
- Constraints




- Intel 2005 :
 - Recognition
 - Mining
 - Synthesis
- Applications



Hardware ANNs




- brain reverse engineering
 - visual cortex
- ex : T. Poggio
Neurobiology



Machine learning



Nanotechnology




Convergence of trends


- power limitations : Multi-cores
 - defects
 - heterogenous multi-cores
- Constraints




- Intel 2005 :
- Recognition
 - Mining
 - Synthesis
- Applications



Hardware ANNs




- brain reverse engineering
 - visual cortex
- ex : T. Poggio
- Neurobiology



- deep networks
 - powerfull classifiers
- Machine learning




Nanotechnology




Convergence of trends


- power limitations : Multi-cores
 - defects
 - heterogenous multi-cores
- Constraints




- Intel 2005 :
- Recognition
 - Mining
 - Synthesis
- Applications



Hardware ANNs



- brain reverse engineering
 - visual cortex
- ex : T. Poggio
- Neurobiology




- deep networks
- powerfull classifiers

Machine learning



Nanotechnology




Convergence of trends

- power limitations : Multi-cores
 - defects
 - heterogenous multi-cores
- Constraints




- Intel 2005 :
- Recognition
 - Mining
 - Synthesis
- Applications



Hardware ANNs



- brain reverse engineering
 - visual cortex
 - ex : T. Poggio
- Neurobiology




- deep networks
- powerfull classifiers

Machine learning



- 1 memristor = 1 synapse
- 3D stacking
- 10^4 synapses/neuron


Nanotechnology




Memristors synapses : applications



- **Hardware ANNs accelerators
(heterogenous multi-core,
embedded applications)**




- **Large scale hardware simulations of the
human brain ?**




Memristors : artificial synapses

- Memristors directly store the synaptic weights ($w = \text{conductance}$)


Non-volatile multi-valued resistances



No need for space consuming SRAM banks



Schemmel *et al.*, IJCNN 2006






Memristors : artificial synapses

- Memristors are small ($< 50 \times 50 \text{ nm}^2$)

interconnection issue : about 10^4 synapses per neuron in the brain

ex : CMOS “neurons” + memristive “synapses”




Xia et al., Nanoletters (2010)

memristor crossbar arrays

No demonstration yet of operational mixed memristor/CMOS cognitive chip

to be solved : cross-talk, sneak paths, lithography




Memristors : artificial synapses



- Memristors directly implement the synaptic plasticity


change in strength in response to either use or disuse of transmission

- $v = M(q) i$



No need for space consuming complicated CMOS circuits






Hebbian learning

- Learning rule :

« Neurons that fire together wire together »

Hebb, 1949

- Spike timing dependent plasticity :




- causality is important:


transmission enhanced if post-neuron fires after pre-neuron

- timing is important :

$-\Delta T$ small, large transmission changes




Spike timing dependent plasticity





- change of conductance vs. applied voltage :

general shape for memristors



enables learning








Spike timing dependent plasticity

Memristor change of conductance (synapse weight)


Linarres-Barranco *et al.*, frontiers in Neuroscience, 2011



conductance increase
potentiation




conductance decrease
depression




STDP curve vs action potential shape

Linarres-Barranco *et al.*, frontiers in Neuroscience, 2011






possibility to implement different kinds of STDP with a single device


STDP allows unsupervised learning (image recognition etc.)



STDP : experimental implementation


Jo *et al.*, Nanoletters 2010






STDP : experimental implementation


Jo *et al.*, Nanoletters 2010




Memristor STDP curve



Bi & Poo 1998





Which memristor ?

After (and even before) Hewlett-Packard TiO₂ memristor was proposed, many other very different memristor concepts were identified :

Erokhin et al., Surface and thin films (2007) PANI

A.A. Zakhidov et al., Organic elec. (2009) metal/mixed conductor/metal

F. Alibart et al., Advanced Func. Mater. (2009) Pentacene + gold particles

Ben Jamaa et al., IEEE Nano (2009) Poly-cristalline Si nanowires

Derycke et al., TNT (2009) Carbone nanotubes

Driscoll et al., APL (2009) Phase change material

Gergel et al., IEEE EL (2009) flexible TiO₂

Jo et al., Nanoletters (2009) Ag/Si

Wang et al., IEEE EL (2009) spintronics

Kim et al., Nanoletters (2009) nanoparticle assemblies

Jeong et al., Nanoletters (2010) graphene


Lee et al., Nature Materials (2011) Ta₂O₅

Ohno et al., Nature Materials (2011) atomic switches

Chanthbouala, Grollier et al., Nature Physics (2011) spintronics

....

Classification : • *Organic memristors*
• *Most Resistive Switching memristors*




Organic memristors

- **Organic memristors :** NOMFET (polymer), CNT-FET, PANI....

- *additional functionalities*
ex : interaction with light

- *bottom up approach*
ex : self-organization


- *high density*



Erokhin *et al.*, NanoNet 2009


- Very promising
- time scale > 10 years

FP7 Bion & Nabab projects



Resistive switching memristors

"easy" implementation in crossbar arrays – top down approach



Waser *et al.*,
Nature Materials
2007


- defect-mediated : thermal effects, ionic motion

Ex : HP memristor based on electromigration : reliability / endurance issues


- large local heating - need of a forming step - physics not understood

- the most mature existing technology



- Strukov *et al.*, Nature 2008 (TiO₂)
- Jo *et al.*, Nanoletters 2010 (Ag/Si, no forming step)




Resistive switching memristors




Lee et al., Nature Materials 2011 (Ta_2O_{5-x}/Ta_{2-x})




good cyclability $> 10^{12}$, fast (10ns) and reduced power consumption




Resistive switching memristors




Ohno et al., Nature Materials 2011 (Ag_2S atomic switch)






Short AND long term potentiation ! STDP ? Cyclability ?




Resistive switching memristors



Kuzum et al., Nature Materials 2011 (Phase change)
see also : Wright et al., Advanced Materials 2011



Phase change : unipolar switching. STDP = yes, complicated ? 22




Resistive switching memristors


Phase Change Mechanism



Thermo-chemical Mechanism



Valency Change Mechanism



Electro-chemical Metallization



Electrostatic/Electronic Mechanism




Waser *et al.*,
Nature Materials
2007

- *defect-mediated : thermal effects, ionic motion*

- our work : **purely electronic resistive switching**

1 example : “spintronic” memristor

WO 2010/142762 A1



Spintronic memristor

**A. Chanthbouala, J. Grollier, R. Matsumoto, V. Cros, A. Anane, A. V. Khvalkovskiy,
A. Fert**

Unité Mixte de Physique CNRS/Thales, France

K.A. Zvezdin

*A.M. Prokhorov General Physics Institute of RAS, Russia
Istituto P.M. s.r.l., Italy*


K. Nishimura, Y. Nagamine, H. Maehara, K. Tsunekawa

Process Development Center, Canon ANELVA Corporation, Japan

A. Fukushima, and S. Yuasa

National Institute of Advanced Industrial Science and Technology (AIST), Japan







Magnetic Random Access Memory (MRAM)


MRAM building block = Magnetic Tunnel Junction
Magnetic metal/**Insulator**/Magnetic metal


Tunnel MagnetoResistance (TMR)

Anti-parallel state (AP)



Parallel state (P)







Magnetic Random Access Memory (MRAM)

MRAM building block = Magnetic Tunnel Junction



Magnetic metal/Insulator/Magnetic metal

Tunnel MagnetoResistance (TMR)


Anti-parallel state (AP)



Parallel state (P)



- Resistance: proportion of parallel and anti-parallel domains





Magnetic Random Access Memory (MRAM)

MRAM building block = Magnetic Tunnel Junction



Magnetic metal/Insulator/Magnetic metal

Tunnel MagnetoResistance (TMR)


Anti-parallel state (AP)



Parallel state (P)



- Resistance variation: **Spin Transfer Torque (STT)**





Magnetic Random Access Memory (MRAM)

MRAM building block = Magnetic Tunnel Junction



Magnetic metal/Insulator/Magnetic metal

Tunnel MagnetoResistance (TMR)


Anti-parallel state (AP)



Parallel state (P)





- Resistance variation: Spin Transfer Torque (STT)



DW displacement by vertical DC current


0

Side view



2

Side view




1

Side view



➤ Bidirectional DW motion

➤ Current densities lower than previous DW motion experiments




Concept of the spintronic memristor


$$\Delta x \propto J \Delta t \propto q$$

- Resistance: DW position
- DW position: charge injected

Positive current pulse: **Depression**

➤ **Synaptic weight**





Conclusion on the spintronic memristor



Advantages

- Understanding of the underlying mechanisms: key to further improvements and **tuning of the synapse transfer function**
- **Fast:** sub-ns write process
- **Purely electronic effect:** high reliability and endurance



Perspectives

- ON/OFF (R_{AP}/R_P) ratio now max = 6 ➤ **Theoretical limit 100**
- Connectivity: **perpendicularly magnetized materials**
➤ **Scalable below 50x100 nm**

International Technology Roadmap for Semiconductors identified **Spin Transfer Torque-RAM** as one of the two most promising emerging memory devices: **Spintronic memristor will benefit from these developments**


Benchmarking memristors ?

| Technology | memristors |
|-------------------------------------------------------------------------------------------|------------|
| Gain | |
| Signal/Noise ratio | |
| Non-linearity | |
| Speed | |
| Power consumption | |
| Architecture/Integrability (Inputs/outputs, digital, multilevel, analog, size etc.) | |
| Other specific properties | |
| Manufacturability (Fabrication processes needed, tolerances etc.) | |
| Timeline (When exploitable or when foreseen in production) | |

Benchmarking memristors ?

| Technology | memristors |
|-------------------------------------------------------------------------------------------|------------|
| Gain | |
| Signal/Noise ratio | |
| Non-linearity | |
| Speed | |
| Power consumption | |
| Architecture/Integrability (Inputs/outputs, digital, multilevel, analog, size etc.) | |
| Other specific properties | |
| Manufacturability (Fabrication processes needed, tolerances etc.) | |
| Timeline (When exploitable or when foreseen in production) | |

depends on the application




Memristors as 2 states digital memories

- ITRS table 2010

Appendix 3: Performance parameters projected for the fully scaled emerging research memory technologies considered in this assessment compared with NAND Flash scaled to the 16nm technology generation

| | NAND FLASH | FeFET | NEMS | STT-MRAM | Redox RRAM | PCM RRAM | Electronic Effects RRAM | Macromol RRAM | Molecular RRAM |
|----------------------|----------------------------------|-------------------|--------------------|-----------------------|-------------------|-------------------|-------------------------|-------------------|------------------|
| Minimum F -Scaling | 16nm | 22nm | 5-10nm | 7-10nm | 5-10nm | 5-10nm | 5-10nm | 5-10nm | 5-10nm |
| Cell Size | 2.5F ² | 8-4F ² | 6-12F ² | 20-40 F ² | 8/5F ² | 6F ² | 8/5F ² | 8/5F ² | 5F ² |
| MultiLevel | 3-bits/cell | NA | Yes | MLC 2bits/cell | Yes | 4 bit/cell | Yes | NA | NA |
| Write/Erase Voltage | 18-20V | 0.6/-0.2V | 1.5V | < 1.8V | <0.5V | <3V | <3V | 1V | 80mV |
| Read Voltage | 0.1-0.5V | NA | 3V | 0.5V | <0.2V | <3V | 0.7V | 0.7V | 0.3V |
| Write Erase Current | Low | NA | NA | <100μA | 0.4μA | >100μA | NA | NA | NA |
| Write Erase Time | >10μs | 20ns | 0.9ns/0.3ns | <100ns | <5ns | <50ns 120ns | <20ns | <10ns | <40ns |
| Read Speed | 15-50 ns | 20ns | >1.5ns | 10-20ns | <10ns | <60ns | <10ns | <10ns | <10ns |
| Retention Time | 10yrs | ~33ds | 10yrs | 10yrs | 10yrs | 10yrs | 10yrs | 10yrs | 10yrs |
| Endurance Cycles | 10 ⁴ -10 ⁵ | 10 ¹² | NA | 2E12@10ns 2E6@10ms | 10 ¹⁶ | 10 ¹⁵ | 10 ¹⁶ | 10 ¹⁶ | 10 ¹⁶ |
| Write Energy per Bit | >1fJ | 2fJ | 0.03fJ | <4pJ | 1fJ | <2pJ | <100pJ | NA | 0.2aJ |
| Ease of Integration | 10 Masks | NA | NA | 3-4 Masks BEOL | 1fJ | 2-3 Masks to BEOL | NA | NA | NA |




Memristors as artificial synapses

Criteria issue

Endurance / cyclability / low power consumption / OFF-ON ratio / small : yes

speed, retention time : ?

organic memristors ?



Memristors around the world

- **US** : 2009 DARPA “SyNAPSE” program

Systems of Neuromorphic Adaptive Plastic Scalable Electronics

define a new path forward for creating
useful, intelligent machines


3 funded projects (~ 5 M\$ each for the first phase)

- Hewlett-Packard (*memristors*) - HRL labs (*memristors*) - IBM (?)

- **Europe** :


FP7 Nabab, FP7 Bion (ended)

ERC NanoBrain & ERC Femmes projects, Chist-Era PNEUMA



Conclusion & perspectives

- State of the art memristor : exciting potential of memristor devices as artificial synapse
- spintronic memristor : resistance switching based on purely electronic effects
 - ➡ very promising : endurance, speed, power consumption
- Young topic : no demonstration yet of a cognitive chip based on memristors
- Dedicated architectures and programmation schemes to be developed
- Which type of memristor for which application ?



Acknowledgements


Funding :

- ERC Starting Grant 259068 Nanobrain
- ANR P2N MHANN « Memristive Hardware Artificial neural Networks Accelerators »
- PEPS project ACME « Memristive Accelerators »

| | Volatile | | Non-volatile | | | | |
|--------------------------|---------------------|----------------------------------|-------------------------|----------------------------------|----------------------------|------------------|------------------------------|
| | DRAM | SRAM | NAND Flash | Trapping charge | FERAM | MRAM | PCM |
| Storage mechanism | Charge on capacitor | Interlocked state of logic gates | Charge on floating gate | Charge trapped in gate insulator | Ferroelectric polarization | Magnetization | Amorphous/crystalline phases |
| Cell elements | 1T1C | 6T | 1T | 1T | 1T1C | 1(2)T1C | 1T1R |
| Feature size (nm) | 50 | 65 | 90 | 50 | 180 | 130 | 65 |
| Cell area | 6F ² | 140F ² | 5F ² | 6F ² | 22F ² | 45F ² | 16F ² |
| W/E time | <10 ns | 0.3 ns | 0.1 ms | 20 µs | 10 ns | 20 ns | 50 ns |
| Retention time | 64 ms | 0 | > 10 y | > 10 y | > 10 y 1.00E+14 | >10 y | >10 y |
| Write cycles | >1E16 | >1E16 | >1E5 | >1E5 | 14 | >1E16 | 1.00E+09 |
| Write voltage | 2.5 | 2.5 | 15 | 8 | 0.9-3.3 | 1.5 | 3 |
| Read voltage | 1.8 | 1 | 2 | 1.6 | 0.9-3.3 | 1.5 | 3 |
| Write energy | 5 fJ | 0.7 fJ | 10 fJ | 100 fJ | 30 fJ | 100 pJ | 6 pJ |

Requirements

... to compete with Flash



Endurance: $> 10^7$ cycles (Flash $10^3 \dots 10^7$)

Resistance ratio: $R_{OFF} / R_{ON} > 10$

Scalability: $F < 22$ nm and/or 3-D stacking

Write voltage: approx. 1 ... 5 V (Flash > 5 V)

Read voltage: 0.1 ... 0.5 V

Write speed: < 100 ns (Flash > 10 μ s)

Retention: > 10 yrs