

# Benchmarking Spintronics

Johan Åkerman

University of Gothenburg

NanOsc AB

# Outline






- What are the main drivers for Spintronics?
  - History
  - Present
- MRAM
  - Toggle MRAM
  - Spin Transfer Torque MRAM (STT-MRAM)
  - Thermally Assisted Switching MRAM (TAS-MRAM)
  - Thermally Assisted STT-MRAM (TAS+STT-MRAM)
  - Thermagnonic STT-MRAM
- Spin Torque Oscillators
- Spin Torque Microwave Detectors

# Historic Drivers for Spintronics

- Historic strong “pull” from HDD Industry
  - Read heads – the main driver
    - Anisotropic Magnetoresistance
    - Made much more sensitive by GMR/TMR
  - Write heads – still an electromagnet
    - Concept of Microwave Assisted Magnetic Recording
    - Heat Assisted Magnetic Recording – flirting with nanoplasmonics
- Media – benefits from spintronic read head development
  - Synthetic Antiferromagnet media – RKKY coupling

# Bit size and Reader technologies

## Areal Density vs. Magnetic Bit Sizes


10 Gb/in <sup>2</sup>		32 ktpi x 345 kbp (794 nm x 74 nm)
20 Gb/in <sup>2</sup>		45 ktpi x 445 kbp (564 nm x 57 nm)
40 Gb/in <sup>2</sup>		75 ktpi x 530 kbp (339 nm x 48 nm)
100 Gb/in <sup>2</sup>		167 ktpi x 600 kbp (152 nm x 39 nm)
200Gb/in <sup>2</sup>		200 ktpi x 1,000 kbp (127 nm x 25 nm)
1 Terabit/in <sup>2</sup>		1,000 ktpi x 1,000 kbp (25.4 nm x 25.4 nm)

## Experimental MR Effect

AMR (~2%)



GMR (~20 %)



TMR (20-230%)  
CPP-GMR (up to 50%)

High MR ratio translates to High Signal– to–Noise ratio

# Historic Drivers for Spintronics

- Historic strong “pull” from HDD Industry
  - Read heads – the main driver
  - Write heads – still an electromagnet
  - Media – benefits from spintronic read head development
- HDD companies + others starting MRAM research in 1995
  - Conventional field switched MRAM
  - DARPA driven

# Historic Drivers for Spintronics


- Historic strong “pull” from HDD Industry
  - Read heads – the main driver
  - Write heads – still an electromagnet
  - Media – benefits from spintronic read head development
- HDD companies + others starting MRAM research in 1995
  - Conventional field switched MRAM
  - DARPA driven
- MRAM pull – Half-Select Problem, Read Signal
  - Toggle MRAM solves Half-Select Problem (2001)
  - Toggle Patent out in 2004 – The end of conventional MRAM
  - MgO Tunneling Barrier out in 2004 – Almost the end of AlOx
  - 4 Mb Toggle MRAM goes commercial in 2006 – lukewarm response.
  - Toggle MRAM does not scale very well

# Historic Drivers for Spintronics

- Parallel development: Academic "Push" for Spintronics
  - Spin Transfer Torque (STT) – John Slonczewski, Luc Berger (1996)
  - Spin Torque Oscillator – John Slonczewski (1999)
  - STT driven domain walls
  - Spin Injection
  - Spin Hall Effect
  - Spin Pumping
  - Inverse Spin Hall Effect
  - Spin Seebeck Effect
  - Spin Injection using Spin Pumping
  - Spin Peltier Element
  - Thermally Driven STT, Thermo-magnonic STT
  - "Spin Caloritronics", "Magnonics"

# Present Drivers for Spintronics

- Limit power consumption




**Figure 1.** In CPU architecture today, heat is becoming an unmanageable problem.  
(Courtesy of Pat Gelsinger, Intel Developer Forum, Spring 2004)




# Present Drivers for Spintronics

- Limit power consumption
- CPU solution = many cores
- Memory becoming the next problem



# Power & Cooling Costs Still Increase



# Present Drivers for Spintronics

Device Type	HDD	DRAM	NAND Flash	FRAM	MRAM	STTRAM	PCRAM	NRAM
Maturity	Product	Product	Product	Product	Product	Prototype	Product	Prototype
Present Density	400Gb/in <sup>2</sup> [7]	8Gb/chip [9]	64Gb/chip [10]	128Mb/chip	32Mb/chip	2Mb/chip	512Mb/chip	NA
Cell Size (SLC)	(2/3)F <sup>2</sup>	6F <sup>2</sup>	4F <sup>2</sup>	6F <sup>2</sup>	20F <sup>2</sup>	4F <sup>2</sup>	5F <sup>2</sup>	5F <sup>2</sup>
MLC Capability	No	No	4bits/cell	No	2bits/cell	4bits/cell	4bits/cell	No
Program Energy/bit	NA	2pJ	10nJ	2pJ	120pJ	0.02pJ	100pJ	10pJ [11]
Access Time (W/R)	9.5/8.5ms [8]	10/10ns	200/25us	50/75ns	12/12ns	10/10ns	100/20ns	10/10ns [11]
Endurance/Retention	NA	10 <sup>16</sup> /64ms	10 <sup>5</sup> /10yr	10 <sup>15</sup> /10yr	10 <sup>16</sup> /10yr	10 <sup>16</sup> /10yr	10 <sup>5</sup> /10yr	10 <sup>16</sup> /10yr

Device Type	RRAM	CBRAM	SEM	Polymer	Molecular	Racetrack	Holographic	Probe
Maturity	Research	Prototype	Prototype	Research	Research	Research	Product	Prototype
Present Density	64Kb/chip	2Mb/chip	128Mb/chip	128b/chip	160Kb/chip	NA	515Gb/in <sup>2</sup>	1Tb/in <sup>2</sup>
Cell Size	6F <sup>2</sup>	6F <sup>2</sup>	4F <sup>2</sup>	6F <sup>2</sup>	6F <sup>2</sup>	N/A	N/A	N/A
MLC Capability	2bits/cell	2bits/cell	No	2bits/cell	No	12bits/cell	N/A	N/A
Program Energy/bit	2pJ	2pJ	13pJ	NA	NA	2pJ	N/A	100pJ [12]
Access Time (W/R)	10/20ns	50/50ns	100/20ns	30/30ns	20/20ns	10/10ns	3.1/5.4ms	10/10us
Endurance/Retention	10 <sup>6</sup> /10yr	10 <sup>6</sup> /Months	10 <sup>9</sup> /days	10 <sup>4</sup> /Months	10 <sup>5</sup> /Months	10 <sup>16</sup> /10yr	10 <sup>5</sup> /50yr	10 <sup>5</sup> /NA

Mark H. Kryder and Chang Soo Kim, IEEE Trans. Magn. **45**, 3406 (2009)

# Outline

- What are the main drivers for Spintronics?
  - History
  - Present
- MRAM
  - Toggle MRAM
  - Spin Transfer Torque MRAM (STT-MRAM)
  - Thermally Assisted Switching MRAM (TAS-MRAM)
  - Thermally Assisted STT-MRAM (TAS+STT-MRAM)
  - Thermagnonic STT-MRAM
- Spin Torque Oscillators
- Spin Torque Microwave Detectors



# Toggle MRAM

<b>Technology</b>	Toggle MRAM – Commercially Available
<b>Gain</b> <b>Signal/Noise ratio</b> <b>Non-linearity</b>	N/A N/A N/A
<b>Speed</b> <b>Power consumption</b>	40 MHz Zero stand-by power, ~120 pJ per switching event
<b>Architecture/Integrability</b> (Inputs/outputs, digital, multilevel, analog, size etc.)	CMOS compatible, embeddable, modular
<b>Other specific properties</b>	Radiation hard, High Reliability, Temperature range
<b>Manufacturability</b> (Fabrication processes needed, tolerances etc.)	CMOS compatible
<b>Timeline</b> (When exploitable or when foreseen in production)	Commercialized

# STT-MRAM

<b>Technology</b>	Spin Transfer Torque MRAM (STT-MRAM)
<b>Gain</b> <b>Signal/Noise ratio</b> <b>Non-linearity</b>	N/A N/A N/A
<b>Speed</b> <b>Power consumption</b>	40 MHz Zero stand-by power, ~0.02 - 2 pJ per switching event
<b>Architecture/Integrability</b> (Inputs/outputs, digital, multilevel, analog, size etc.)	CMOS compatible, embeddable, modular
<b>Other specific properties</b>	Radiation hard
<b>Manufacturability</b> (Fabrication processes needed, tolerances etc.)	CMOS compatible
<b>Timeline</b> (When exploitable or when foreseen in production)	1-3 years

# TAS-MRAM

<b>Technology</b>	Thermally Assisted Switching MRAM (TAS-MRAM)
<b>Gain</b> <b>Signal/Noise ratio</b> <b>Non-linearity</b>	N/A N/A N/A
<b>Speed</b> <b>Power consumption</b>	40 MHz Zero stand-by power
<b>Architecture/Integrability</b> (Inputs/outputs, digital, multilevel, analog, size etc.)	CMOS compatible, embeddable, modular
<b>Other specific properties</b>	Radiation hard
<b>Manufacturability</b> (Fabrication processes needed, tolerances etc.)	CMOS compatible Reliability?
<b>Timeline</b> (When exploitable or when foreseen in production)	1-3 years?

# TAS+STT-MRAM

<b>Technology</b>	Thermally Assisted STT-MRAM (TAS+STT-MRAM)
<b>Gain</b> <b>Signal/Noise ratio</b> <b>Non-linearity</b>	N/A N/A N/A
<b>Speed</b> <b>Power consumption</b>	40 MHz Zero stand-by power, 2-3 pJ per switching event
<b>Architecture/Integrability</b> (Inputs/outputs, digital, multilevel, analog, size etc.)	CMOS compatible, embeddable, modular
<b>Other specific properties</b>	Radiation hard
<b>Manufacturability</b> (Fabrication processes needed, tolerances etc.)	CMOS compatible Reliability?
<b>Timeline</b> (When exploitable or when foreseen in production)	1-3 years?



# Thermagnonic STT-MRAM

<b>Technology</b>	Thermagnonic STT-MRAM
<b>Gain</b> <b>Signal/Noise ratio</b> <b>Non-linearity</b>	N/A N/A N/A
<b>Speed</b> <b>Power consumption</b>	40 MHz Zero stand-by power, <1 pJ per switching event
<b>Architecture/Integrability</b> (Inputs/outputs, digital, multilevel, analog, size etc.)	
<b>Other specific properties</b>	Radiation hard
<b>Manufacturability</b> (Fabrication processes needed, tolerances etc.)	CMOS compatible? Functionality demonstrated?
<b>Timeline</b> (When exploitable or when foreseen in production)	3-5 years

# Spin Torque Oscillators (STO)

<b>Technology</b>	Spin Torque Oscillators (STO)
<b>Gain</b> <b>Signal/Noise ratio</b> <b>Non-linearity</b>	N/A Low to moderate signal, high phase noise Mostly linear
<b>Speed</b> <b>Power consumption</b>	0.1 - 50 GHz demonstrated, >100 GHz expected Low to moderate depending on technology
<b>Architecture/Integrability</b> (Inputs/outputs, digital, multilevel, analog, size etc.)	CMOS compatible, embeddable, modular
<b>Other specific properties</b>	Ultra wide band, Ultra high modulation rates, Nano size
<b>Manufacturability</b> (Fabrication processes needed, tolerances etc.)	RF CMOS compatible GMR based STOs show good wafer uniformity
<b>Timeline</b> (When exploitable or when foreseen in production)	3-5 years

# Spin Torque Microwave Detectors

<b>Technology</b>	Spin Torque Microwave Detectors
<b>Gain</b> <b>Signal/Noise ratio</b> <b>Non-linearity</b>	N/A High signal, noise reasonably good Mostly linear
<b>Speed</b> <b>Power consumption</b>	Very fast, >1 GHz expected Low
<b>Architecture/Integrability</b> (Inputs/outputs, digital, multilevel, analog, size etc.)	CMOS compatible, embeddable, modular
<b>Other specific properties</b>	Ultra wide band, Nano size, Good spectral resolution
<b>Manufacturability</b> (Fabrication processes needed, tolerances etc.)	RF CMOS compatible
<b>Timeline</b> (When exploitable or when foreseen in production)	3-5 years