

Si-based electronics

The last ITRS node...
Is there life beyond it?

W. Kuzmicz
Warsaw University of Technology

First NANO-TEC Workshop
Granada, 20 January 2011

Some day further CMOS scaling will no longer make sense... What's then?

Some day further CMOS scaling will no longer make sense... What's then?

- **Nothing, i.e. “CMOS forever”?**

Some day further CMOS scaling will no longer make sense... What's then?

- **Nothing, i.e. “CMOS forever”?**
- **“The next big thing”?**

Some day further CMOS scaling will no longer make sense... What's then?

- **Nothing, i.e. “CMOS forever”?**
- **“The next big thing”?**
- **A new Si-based technology, maybe CMOS-alike, maybe not?**

Some day further CMOS scaling will no longer make sense... What's then?

- **Nothing, i.e. “CMOS forever”?**
- **“The next big thing”?**
- **A new Si-based technology, maybe CMOS-alike, maybe not?**

Let's look for it and call it a bridge technology

Are there candidates?

Are there candidates?

- **Many ideas have been abandoned (like RTD or SET), but... never say “impossible”; let’s consider:**

Are there candidates?

- **Many ideas have been abandoned (like RTD or SET), but... never say “impossible”; let’s consider:**
- **FinFET**

Are there candidates?

- Many ideas have been abandoned (like RTD or SET), but... never say “impossible”; let’s consider:
- FinFET
- TFET


Are there candidates?

- Many ideas have been abandoned (like RTD or SET), but... never say “impossible”; let’s consider:
- FinFET
- TFET
- Junctionless FET

Are there candidates?

- Many ideas have been abandoned (like RTD or SET), but... never say “impossible”; let’s consider:
- FinFET
- TFET
- Junctionless FET
- ... anything else?



Are there candidates?

- Many ideas have been abandoned (like RTD or SET), but... never say “impossible”; let’s consider:
- FinFET
- TFET
- Junctionless FET 
- ... anything else?

Junctionless FET

SOI Gated Resistor



J.P.Colinge et al.,
2009 IEEE Int. SOI Conf.



Source: J.P.Colinge et al., conference presentation

Vertical Slit FET

W. Maly,
US patent application 2007




Source: courtesy of W. Maly

Junctionless FET



SOI Gated Resistor

Vertical Slit FET


Ideal subthreshold characteristics: ~ 60 mV/decade, good output characteristics



Source: J.P.Colinge et al., conference presentation




Source: courtesy of A. Pfitzner, Warsaw Univ. of Technology



Experimentally confirmed

Junctionless FET













SOI Gated Resistor



Technology:
Si nanoribbon on SOI

Vertical Slit FET

Copyright ©2007 by W. Maly

L #1:P-well implantation - Mask 1  Mask 1	L #10:Via "-2"- Mask 6  Mask 6
L #2:N-well implantation - Mask 1 L #3:Trench etching - Mask 2  Mask 2	L #11: Metal "-2"- Mask 7  Mask 7
L #4: N ⁺ poly doping - Mask 1 L #5: P ⁺ poly doping - Mask 1 L #6: Iso Trench etching - Mask 3  Mask 3	L #12: Contact "1"- Mask 8  Mask 8
L #7: Metal pillars "0" etch- Mask 4  Mask 4	L #13: Metal "1"- Mask 9  Mask 9
L #8: Contacts "-1" - Mask 4  Mask 4	L #14: Via "2"- Mask 10  Mask 10
L #9: Metal "-1" - Mask 5  Mask 5	L #15: Metal "2"- Mask 11  Mask 11

VESTIC technology:
All processes routinely used in CMOS,
litho friendly


Benchmarking

Benchmarking

**We don't need individual devices,
we need circuits and systems**


Benchmarking

**We don't need individual devices,
we need circuits and systems**



Benchmarking

**We don't need individual devices,
we need circuits and systems**



**What should be assessed is the
circuit performance, not raw device
characteristics**

Benchmarking framework

Benchmarking framework

1. Circuit-based performance (speed, power, new circuit concepts - double gate, mixing FET and bipolar, what else - analog?)

Benchmarking framework

- 1. Circuit-based performance (speed, power, new circuit concepts - double gate, mixing FET and bipolar, what else - analog?)**
- 2. Suitability for large scale integration (number of gates per unit area? 3D?)**

Benchmarking framework

- 1. Circuit-based performance (speed, power, new circuit concepts - double gate, mixing FET and bipolar, what else - analog?)**
- 2. Suitability for large scale integration (number of gates per unit area? 3D?)**
- 3. Manufacturability (new processes? exotic materials? litho - simple or complex? ... what else?)**

Benchmarking framework

1. Circuit-based performance (speed, power, new circuit concepts - double gate, mixing FET and bipolar, what else - analog?)
2. Suitability for large scale integration (number of gates per unit area? 3D?)
3. Manufacturability (new processes? exotic materials? litho - simple or complex? ... what else?)
4. Expected variability and yield

Benchmarking framework

1. Circuit-based performance (speed, power, new circuit concepts - double gate, mixing FET and bipolar, what else - analog?)
2. Suitability for large scale integration (number of gates per unit area? 3D?)
3. Manufacturability (new processes? exotic materials? litho - simple or complex? ... what else?)
4. Expected variability and yield
5. Design (new methodologies needed? If so, what ones?)

Benchmarking framework

1. Circuit-based performance (speed, power, new circuit concepts - double gate, mixing FET and bipolar, what else - analog?)
2. Suitability for large scale integration (number of gates per unit area? 3D?)
3. Manufacturability (new processes? exotic materials? litho - simple or complex? ... what else?)
4. Expected variability and yield
5. Design (new methodologies needed? If so, what ones?)
6. Cost per function (...but can we estimate it?)

Benchmarking framework

Tech	Version	Performance	Integrability	Manufacturability	Variability and yield	Design	Cost(?)
Fin FET	...						
	...						
TFET	...						
	...						
Jless FET	...						
	...						
...	...						
	...						

Thank you!

**Now it's YOUR turn:
questions and suggestions, please!**