

PIONEERS IN COLLABORATIVE RESEARCH®

Beyond Moore's Law: SRC Views on Nanoelectronics

Victor V. Zhirnov and Ralph K. Cavin

NANO-TEC Workshop, Barcelona, Spain, November 6-7, 2012



- Industrial Collaborative Research
 - 30 Years of Semiconductor Research Corporation
- Perspectives on Moore's Law
- Moore Physics
- Beyond Moore: An Intro
- Way Beyond Moore: Hints from Nature
- Summary

Semiconductor Research Corporation

- The Semiconductor Research Corporation (SRC) was established in 1982 as a consortium of semiconductor companies to manage high priority university research
 - Concept of "pre-competitive research" defined
 - Shared resource
 - Enhanced interaction with government agencies to focus basic research
 - Model for global collaboration ultimately leading to:
 - National Technology Roadmap for Semiconductors
 - International Technology Roadmap for Semiconductors
 - ITRS Emerging Research Devices Chapter provides Potential/Risk assessments for beyond- CMOS solutions

SRC's Charter

Objectives:

- Define relevant research directions
- Explore potentially important new technologies (<u>and transfer</u> <u>results to industry</u>)
- Generate a pool of experienced faculty & relevantly educated students

SRC's "Founding Fathers"



Erich Bloch



Robert Noyce



Jack Kilby

Current Technical Directions of SRC Program Entities

Global Research Collaboration (GRC):

 Addressing CMOS scaling and scaling independent challenges collectively aimed toward continuing the viability of the current industry.

Focus Center Research Program (FCRP):

 Addressing technical barriers faced by semiconductor industry to enable execution of ultimate-CMOS while developing linkages to beyond-CMOS.

Nanoelectronic Research Initiative (NRI):

 Addressing identification of the next "switch" or "information element" enabling revolutionary new approaches that significantly increase functionality and expand system application space. **Founding SRC Companies**





Moore's Law: 1971-2011



Company	Model	Year
Intel	4004	1971
Intel	8080	1974
MOS Technology	6502	1975
Motorola 68000	68000	1979
Intel	286	1982
Motorola	68020	1984
Intel	386DX	1985
ARM	ARM2	1986
Motorola	68030	1987
Motorola	68040	1990
DEC	Alpha 21064 EV4	1992
Intel	486DX	1992
Motorola	68060	1994
Intel	Pentium	1994
Intel	Pentium Pro	1996
IBM - Motorola	PowerPC 750	1997
Intel	Pentium III	1999
AMD	Athlon	2000
AMD	Athlon XP 2500+	2003
Intel	Pentium 4 Ext. Edition	2003
Centaur - VIA	VIA C7	2005
AMD	Athlon FX-57	2005
AMD	Athlon 64 3800+ X2	2005
IBM Xbox360 "Xenon'		2005
Sony-Toshiba-IBM	PS3 Cell BE	2006
AMD	Athlon FX-60	2006
Intel	Core 2 Extreme X6800	2006
Intel	Core 2 Extreme QX6700	2006
P.A. Semi	PA6T-1682M	2007
Intel	Core 2 Extreme QX9770	2008
Intel	Core i7 920	2008
Intel	Intel Atom N270	
AMD	E-350	2011
AMD	Phenom II X4 940	2009
AMD	Phenom II X6 1100T	2010
Intel	Core i7 980X	
Intel	el Core i7 2600K	
Intel	Core i7 875K	2011
AMD	8150	2011

The Copper Revolution



15 SRC-supported influential publications

Early (1993) SRC papers on Cu interconnects:
 Y. Shacham-Diamand et al, "Copper Transport in Thermal SiO₂", J. Electrochem Soc. 140 (1993) 2427

124 citations; 33% by industry

 S. P. Murarka et al, "Advanced multilayer metallization schemes with copper as interconnection metal", Thin Solid Films 236 (1993) 257

197citations; 26% by industry



The high-K Breakthrough



Paper Title	Authors	Total Citations	Industry Percentage
High-k gate dielectrics: Current status and materials properties considerations, JAP 89 (2001) 5243	Wilk / Agere, Wallace /U. N Texas, Anthony/ U. S Florida	3288	27%
High quality ultra thin CVD HfO2 gate stack with poly- Si gate electrode, IEDM 2000 , 31-34	Dim Lee Kwong et al. /UT Austin	126	34%
Alternative dielectrics to silicon dioxide for memory and logic devices, Nature 406 (2000) 1032	Angus Kingon et al. / NCSU	663	24%



- Successful transfer of Pb-free packaging to industry.
- 9 SRC-supported influential publications (>100 citations)
- World-record # of citations for paper on packaging:
 - K. Zeng and K. N. Tu, "Six cases of reliability study of Pb-free solder joints in electronic packaging technology", MATERIALS SCIENCE & ENGINEERING 38 (2002) 55-105
- 578 citations; ~20% by industry





Company	Model	Year
Intel	4004	1971
Intel	8080	1974
MOS Technology	6502	1975
Motorola 68000	68000	1979
Intel	286	1982
Motorola	68020	1984
Intel	386DX	1985
ARM	ARM2	1986
Motorola	68030	1987
Motorola	68040	1990
DEC	Alpha 21064 EV4	1992
Intel	486DX	1992
Motorola	68060	1994
Intel	Pentium	1994
Intel	Pentium Pro	1996
IBM - Motorola	PowerPC 750	1997
Intel	Pentium III	1999
AMD	Athlon	2000
AMD	Athlon XP 2500+	2003
Intel	Pentium 4 Ext. Edition	2003
Centaur - VIA	VIA C7	2005
AMD	Athlon FX-57	2005
AMD	Athlon 64 3800+ X2	2005
IBM	Xbox360 "Xenon"	2005
Sony-Toshiba-IBM	PS3 Cell BE	2006
AMD	Athlon FX-60	2006
Intel	Core 2 Extreme X6800	2006
Intel	Core 2 Extreme QX6700	2006
P.A. Semi	PA6T-1682M	2007
Intel	Core 2 Extreme QX9770	2008
Intel	Core i7 920	2008
Intel	Atom N270	2008
AMD	E-350	2011
AMD	Phenom II X4 940	2009
AMD	Phenom II X6 1100T	2010
Intel	Core i7 980X	2010
Intel	Core i7 2600K	2011
Intel	Core i7 875K	2011
AMD	8150	2011



PIONEERS IN COLLABORATIVE RESEARCH®

Moore Physics

- 1) Barrier and tiling abstractions for device and interconnect models
- 2) Electron-based switch: A little Field Effect Transistor Physics
- 3) Electron-based nonvolatile memory: Scaling limits for Flash
- 4) 'Ultimate CMOS': A Summary

R. K. Cavin, P. Lugli and V. V. Zhirnov, "Science and Engineering Beyond Moore's Law", *Proc. IEEE* 100 (2012) 1720-1749

In collaboration with Technische Universität München

Two-well bit – Universal Device Model

Controllable energy barrier



a≈W≈F







Generic Floorplan of a binary switch (tiling)

Tiling framework for limiting
digital circuit analysis2F</t

At the limits of scaling, the energy per tile is nearly the same for both devices and interconnect tiles

- $E_{bit}(k) = \frac{1}{2}k \cdot E_{sw}$
- *k* number of tiles per switch

k=3+6=9

$$E_{bit} = \frac{9}{2} E_{sw}$$





• Electron-based Switch: A Little Field Effect Transistor Physics



Signature Sectron-based Nonvolatile Memory (Flash)



'Ultimate CMOS': A Summary

- The reliance of CMOS and many other proposed information technologies on electron charge to support their operations places them at risk as features scale downward into the few nanometer regime
 - tunneling becomes detrimental to performance
- Heavier particle mass could, in principle, allow for further scaling $L \sim \frac{h}{L}$

$$L_{crit} \sim \frac{n}{\sqrt{2m^*E_b}}$$

An Example: Minimal Memory Element



What is the smallest volume of matter needed for a memory cell?



V. V. Zhirnov, R. K. Cavin, S. Menzel, E. Linn, S. Schmelzer, D. Bräuhaus, C. Schindler and R. Waser, "**Memory Devices: Energy-Space-Time Trade-offs**", *Proc. IEEE* 98 (Dec. 2010) 2185

In collaboration with RWTH Aachen Univ / Jülich Res. Ctr.

V. V. Zhirnov, R. Meade, R. K. Cavin, S. Menzel, and G. Sandhu, "**Scaling Limits of Resistive Memories**", *Nanotechnology* 22 (June 2011) 254027

In collaboration with Micron Technology, Inc.



$$E \cdot t \cdot V = \min \quad E \cdot t \cdot L = \min \quad E \cdot t \cdot N_{at} = \min$$

The Least Action principle is a fundamental principle in Physics

$$E \cdot t = \min(\geq h)$$

Plank's constant $h=6.62 \times 10^{-34}$ Js

Scaling optimization for DRAM based on minimal space action



DRAM vs. ReRAM

Memory Devices: Space-Time-Energy Trade-offs

	Ncarriers	V _{stor} ,nm ³	E _w , J	t _w , ns	<i>Space-</i> <i>Action</i> , J-ns-nm ³	Critical Co	mponent
DRAM	10 ⁵	10 ⁵	10 ⁻¹⁴	1 ns	~10 ⁻⁷ -10 ⁻⁸	Storage	Node
Flash	10	10 ³	10 ⁻¹⁶	10 ³ ns	~10-9	Sensor	FET
STT-RAM	10 ⁵	10 ³	10 ⁻¹⁴	1 ns	~10-10	Selector	FET
ReRAM	100	3	10 ⁻¹⁷	1 ns	~10 ⁻¹³	Selector	FET or 2-t select device
				Constr sensor	aints by ren not conside	note ered	
Energy	y × tim	$e \times Vo$	lume	r = mi	n		

- Advances in memory technologies could drive the emerging datacentric chip architectures
 - Nanostores Chips consisting of multiple 3D-stacked layers of dense nonvolatile memory with a top layer of power-efficient processor cores
- Nanostores architectures could be an important direction for the future of information processing.
- Ultra-fast data access
 Flattening memory hierarchy
 LOW ENERGY!

Matches with future datacentric workloads

Beyond Moore: Two Views

A Taxonomy for Nano Information Processing Technologies

Mutticore Architecture Morphic					
		Dhysical		Properties	
Analog Data Representation	Device	Entity	Control Variable	State Variable	Output Variable
Digital Patterns Quantum state	FET – Novel Materials	Electron	Charge	Charge	Charge
	(III-V, Ge, carbon-				
	based, etc.)				
Scaled CMOS Molecular Ferromagnetic	SpinFET	Electron	Charge	Spin	Charge
	Spin-Torque	Electron	Spin	Spin	Charge
Carbon Material Strongly correlated mat'ls	Spin-Wave	Electron	Spin Waves	Spin	Charge
Silicon Ge & III-V mat'ls Nanostructured mat'ls					Photon
	Tunneling Transistor	Electron	Charge	Charge	Charge
Molecular state State Variable Spin orientation	Molecular switch	Electron	Charge	Charge	Charge
		or Atoms			
Electric charge Phase state Strongly correlated electron state	NEMS	Atoms	Charge	Position	Charge
	Atomic Switch	Atoms	Charge	Position	Electron
	Memristor	Atoms	Charge	Charge,	Electron
International Technology Roadmap for Semicon Heavy Mass	Magneuc Cellular	FM	Magnetic	Spin	FM Domain
1 BRD W CU/10/11 Elseview Communy, So & Meeting Work in Progress - Not for Publication	Automata	Domain	dipole		
a none of the second second of the second	Moving Domain Wall	FM	Magnetic	Spin	FM Domain
		Domain	Dipole		
	Multi-Ferroic Tunnel	FM	Spin	Charge	Electron
	Junction	Domain			
	Optical or Plasmonics	Atoms or	Charge	Optical	Photons
		Electrons		Density	
	Thermal Transistor	Phonons	Thermal Energy	Temperature	Phonons

There are no evident replacement technologies yet

Benchmark capability μ (IPS) as a function of β (bit/s)

Estimates of computational power of human brain:

Binary information throughput:

β~10¹⁹ bit/s Gitt W, "information - the 3rd fundamental quantity", Siemens Review 56 (6): 36-41 1989 (Estimate made from the analysis of the control function of brain: language, deliberate movements, informationcontrolled functions of the organs, hormone system etc.

$\frac{\text{Number of instruction per second}}{\mu \sim 10^8 \text{ MIPS}}$

H. Moravec, "When will computer hardware match the human brain?" J. Evolution and Technol. 1998. Vol. 1 (Estimate made from the analysis brain image processing)

What can we learn about information processing from Nature?

Breakthrough Technology Challenges for next decades

- From fundamental physics it seems likely that the scaling of MOSFET devices will end in the few nanometer regime.
 - Industry is working with universities to develop replacement technologies
 - Some brilliant ideas are emerging but---
 - There are no evident replacement technologies yet
- Are there other models for information processing technologies that offer the promise to sustain Moore's Law?
- We suggest that inspiration can be derived from organic systems, i.e., at the intersection of chemistry, biology, and information processing

PIONEERS IN COLLABORATIVE RESEARCH®

Way Beyond Moore: Information Processing By Nature

- 1) Living cell as an *in carbo* information processor
- 2) Information content of a material system/living cell
- 3) Essential parameters of an *in carbo* processor: Logic and Memory hardware
- 4) In silico vs. in carbo information processors: A comparison

V. V. Zhirnov and R. K. Cavin, "Microsystems for Bioelectronics" (Elsevier 2010)

R. K. Cavin, P. Lugli and V. V. Zhirnov, "Science and Engineering Beyond Moore's Law", *Proc. IEEE* 100 (2012) 1720-1749

In collaboration with Technische Universität München

Specifications of a Human Cell

- 10 μ m overall size
- 10⁷ biochemical operations per second
- 1 pW power consumption
- 30,000 node gene-protein molecular network with nanoscale devices.
- 20kT per molecular operation
- (vs. 10⁴ -- 10⁵ kT in advanced nanoelectronics)
- 0.36 nm between base pairs in DNA. Average protein is 5 nm.
- <u>Functions:</u> sensing, communication, actuation, feedback regulation, molecular synthesis, molecular transport, detoxification, defense, self assembly of organism from a single embryonic cell.

The cell is a marvel of nanotechnology

Biology computes efficiently and precisely with noisy and unreliable components on noisy real-world signals.

Rahul Sarpeshkar, Analog Circuits and Biological Systems Group, Massachusetts Institute of Technology

Living Cell as an General Purpose Processor

- Single-cell living organisms, such as bacteria, have the formal attributes of a Turing Machine, i.e. a machine expressing a program.
- In fact, the cell can be thought of as von Neumann's Universal Constructor, as the cell *expresses the output of its information processing on the matter* constituting the building blocks of the cell itself
 - computer making computers.
- In addition, single-cell organisms have been shown to exhibit the ability to learn, the ability to communicate with each other, various complex social behavior, etc.

A. Danchin, Bacteria as computers making computers, FEMS Microbiol. Rev. 33 (2009) 3 28

Abstract Information Processors

von Neumann Universal Constructor

with the task of controlling the assembly of a structure from building blocks

Information Content of Bacterial Cells: Theory vs. Experimental Estimates

An upper bound estimate: ~3×10¹² bits

Experimental estimates: 10¹¹-10¹³ bits

- Experimental estimates of the information content of living cells were made based on *microcalorimetric measurements*.
- It has been concluded that the major consumption of energy during a cell's reproduction cycle arises from the correct placement of molecules within the cell. W. W. Forrest, "Entropy of microbial growth", Nature 225 (1970) 1165-1166

$$\begin{array}{c} \textbf{Cell} \\ \textbf{growth} \end{array} \Delta E = T \Delta S + P \Delta V + \sum_{i} \mu_{i} \Delta N_{i} \\ \Delta I = -\Delta S \end{array}$$

- In the following, the conservative edge of the estimated range is used: ~10¹¹ bits
 - (the number of *output bits*)

In silico

In carbo

Micro & Nano Technologies Series

- Many proteins in cells have as their primary function the transfer and processing of information
 - are regarded as logic elements of the in-carbo processor
 - the proportion of components devoted to computational networks increases with the complexity of the cell, and are absolutely dominant in humans
- Proteins can alter their 3D structural shapes (*conformation*) in response to external stimuli,
 - different conformations can represent different logic states.
 - These nanomechanical changes form a state variable conformon
 - Different *nanomechanical* conformations of these protein devices are recognized by other elements of the in-carbo cell circuit by a process based on *selective affinity* of certain biomolecules with given conformational states (e.g. electrostatic attraction)

DNA Memory Characteristics

- All data about structure and operation of a living cell are stored in the long DNA molecule
 - Nonvolatile memory
- DNA coding uses a **base-4** (quaternary) system
 - The information is encoded digitally by using four different molecular fragments, to represent a state: adenine (A), cytonine (C), guanine (G), and thymine (T).

DNA memory operations <u>READ</u>

- *Multi-access capability* by distinct computing units

<u>WRITE</u>

Vertical gene transfer - exact copying of the parental DNA

Lateral (horizontal) gene transfer :

- (1) direct uptake ('swallowing') of a naked DNA by a cell,
- (2) by a virus,
- (3) by direct physical contact between two cells.

Essential parameters of a Bio-μCell Processor (*E.coli* example)

Devices					
<i>In Carbo</i> 'devi	Function				
DNA size	4.6×10 ⁶ bp= 9.6 Mbit	Nonvolatile memory			
Number of RNA/cell	222,000	Memory interface			
Number of cytoplasmic proteins	1,000,000	 Logic processor Signal processor Metabolic functions[*] 			
Number of ribosomal proteins	900,000	I/O interface			
Number of logic 'devices' (Proteins and RNA)	>1,000,000	 Logic processor Signal processor Memory interafce I/O interface 			
Number of all proteins	3,600,000	 Logic processor Signal processor Metabolic functions* Structural functions* 			
Timing					
Time for cell replication 40min=2400s					
Energetics					
Energy stored in cell	~2×10 ⁻¹² J				
Power dissination	1 4×10 ⁻¹³ W				

Example: DNA memory access

1. Address specification

DNA-binding proteins act as *gates* to the specific snippets of DNA. The *signaling network* (logic circuitry) regulates the state of the DNA-gating proteins that determine when and where a DNA snippet (a gene) is activated.

2. Information retrieval

RNA polymerase protein - memory *read head* moves along the specified snippets of DNA and copies its information into pieces of messenger RNA (mRNA).

3. Information transfer

The mRNA transfers the information to the ribosomes (output devices).

*Equivalent to 10¹¹ output bits

A Si- μ Cell fundamentally cannot match the bio- μ Cell in the operational energy

R. K. Cavin, P. Lugli and V. V. Zhirnov, "Science and Engineering Beyond Moore's Law", *Proc. IEEE* 100 (2012) ³⁵

Nature Has Been Processing Information for a Billion Years

Our studies show that the Si- μ Cell cannot match the Bio- μ Cell in the density of memory and logic elements, nor operational speed, nor operational energy:

Memory:	1000x more Lower-hanging fruit?		
Logic:	>10x more		
Power:	1000,000x le	SS	
Algorithmic	efficiency:	1000x more	

Example I: DNA Memory

Sciencexpress

16 August 2012

Next-Generation Digital Information Storage in DNA

George M. Church,^{1,2} Yuan Gao,³ Sriram Kosuri^{1,2*}

¹Department of Genetics, Harvard Medical School, Boston, MA 02115, USA. ²Wyss Institute for Biologically Inspired Engineering, Boston, MA 02115, USA. ³Department of Biomedical Engineering, Johns Hopkins University, Baltimore, MD 21205, USA.

*To whom correspondence should be addressed. E-mail: sri.kosuri@wyss.harvard.edu

Researchers **stored an entire genetics textbook** in less than a picogram of DNA one trillionth of a gram — an advance that could revolutionize our ability to save data.

5.27×10⁶ bit

http://www.wited.com/witedscience/2012/08/dna-data-storage with the data of t

DNA memory can be stable ~ 100y+

HARDWARE: Agilent Oligo Library Synthesis microarray platform

- Agilent Technologies, a spin-off of Hewlett-Packard (1999), originally a semiconductor company, which became now a global company offering products & services in communications, electronics, semiconductor, test and measurement, life sciences and chemical analysis industries.
 - Example of a successful convergence of semiconductor and bio industries

What 30 years of progress can enable The iPod was un-imaginable circa 1980...

1982: Best available storage technology was the **IBM 3350**

80Gb cost \$9,000,000 !!! in 1982 dollars

126 IBM 3350's = storage in **1 iPod**

iPod(5G) 80GB

80Gb cost <\$100 in 2012 dollars

DNA-Inspired Memory

DNA-inspired memory

- DNA volumetric memory density far exceeds (1000x) projected ultimate electronic memory densities
- Potential for very <u>low-energy</u> memory access
- **Goal:** Demonstrate a miniaturized, on-chip integrated DNA storage

Conclusions

- CMOS/Moore's Law is facing downstream physical limits
 - There are no evident replacement technologies
 - Power is the main issue for further scaling of high-performance computing
- Several approaches seeking new devices whose operations are not dependent on electron charge are being explored
 - Beyond Moore
- All is not lost! We have just begun to mine the secrets of information processing used by nature
 - If equivalent technologies can be invented to mimic nature, there are many opportunities to enhance information processing at an exponential rate

Messages

- (1) Developments of more complex and powerful information processing devices are mandatory
- (2) A typical latency time from 1st publication to 1st production is **about 12 years**
- (3) Today there are many diffused nanoelectronic endeavors, but
 - We need to drive investments toward most promising approaches
- (4) Due to limited global resources, the cost of wrong decisions is high
- (5) We need to develop mechanisms to focus research programs and to filter unlikely technologies, e.g.
 - e.g. ITRS ERD provides Potential/Risk assessments for beyond-CMOS solutions